


INTRODUCTION

The model An7742 are 160-output segment (column) drivers prepared for driving the dot matrix liquid crystal panel of significantly large capacity and these models are to be used in combination with An7743

They are featured by LCD display of high quality, high-speed enable chain method which requires minimum power consumption and chips of rectangular configuration which helps to minimize the LCD panel. The logic system power source is operable at voltage 3V to 5V to facilitate a wide range of application.




FUNCTION

- Large-Capacity LCO Panel
- Wide Range of Liquid Crystal Drive Voltage
- 160 Output Driver
- Logic System Power 3.0V to 5.5 V

FEATURES

- The number of LCD drive outputs160
- Logic system power source3.0 to 5.5V
- High-duty drive available1/480
- Liquid Crystal drive in wide range of voltage 14 to 40V ($V_{CC}=5V\pm10\%$)
- 4-bit bus enable chain method which facilitates data transfer at high speed and with low power
- Shift clock frequency12.0MHz, ($5V\pm10\%$)
8.0MHz (3V Min)
- Chip configuration long from side to side
- Unbiased display off function
- Pin select in the output shift direction available
- Adjustable offset bias of the liquid crystal according to the V_{DDH} and GND levels

PAD DIAGRAM


Chip size: 7.32 x 4.50 Size A: 94 x 134 $\pm$ 20 μ m (pads 1 to 15, 39 to 183)

Chip thickness: 470 $\pm$ 25 μ m Size B: 115 x 148 $\pm$ 20 μ m (pads 16 to 33 and 38)

Pad pitch: 108 μ m (Min.) Size C: 115 x 134 $\pm$ 20 μ m (pads 34 to 37)

Chip size with scribe line 7.48 x 4.66 mm

**PAD LOCATION**

Pad N°	Pad name	X	Y	Pad N°	Pad name	X	Y	Pad N°	Pad name	X	Y
1	O145	-3228	-2064	62	O23	3474	-975	123	O84	-487	2064
2	O146	-3120	-2064	63	O24	3474	-866	124	O85	-596	2064
3	O147	-3012	-2064	64	O25	3474	-758	125	O86	-704	2064
4	O148	-2903	-2064	65	O26	3474	-650	126	O87	-812	2064
5	O149	-2795	-2064	66	O27	3474	-542	127	O88	-921	2064
6	O150	-2687	-2064	67	O28	3474	-433	128	O89	-1029	2064
7	O151	-2578	-2064	68	O29	3474	-325	129	O90	-1137	2064
8	O152	-2470	-2064	69	O30	3474	-217	130	O91	-1245	2064
9	O153	-2362	-2064	70	O31	3474	-108	131	O92	-1354	2064
10	O154	-2253	-2064	71	O32	3474	0	132	O93	-1462	2064
11	O155	-2145	-2064	72	O33	3474	108	133	O94	-1570	2064
12	O156	-2037	-2064	73	O34	3474	217	134	O95	-1679	2064
13	O157	-1929	-2064	74	O35	3474	325	135	O96	-1787	2064
14	O158	-1820	-2064	75	O36	3474	433	136	O97	-1895	2064
15	O159	-1712	-2064	76	O37	3474	542	137	O98	-2004	2064
16	EIO2	-1550	-2058	77	O38	3474	650	138	O99	-2112	2064
17	EIO1	-1417	-2058	78	O39	3474	758	139	O100	-2220	2064
18	GND	-1284	-2058	79	O40	3474	866	140	O101	-2328	2064
19	D0	-1151	-2058	80	O41	3474	975	141	O102	-2437	2064
20	D1	-1018	-2058	81	O42	3474	1083	142	O103	-2545	2064
21	D2	-885	-2058	82	O43	3474	1191	143	O104	-2653	2064
22	D3	-752	-2058	83	O44	3474	1300	144	O105	-2762	2064
23	NC	-619	-2058	84	O45	3474	1408	145	O106	-2870	2064
24	NC	-486	-2058	85	O46	3474	1516	146	O107	-2978	2064
25	NC	-353	-2058	86	O47	3474	1625	147	O108	-3087	2064
26	NC	-220	-2058	87	O48	3474	1733	148	O109	-3195	2064
27	SHL	-87	-2058	88	O49	3474	1841	149	O110	-3474	1841
28	XSCL	46	-2058	89	O50	3195	2064	150	O111	-3474	1733
29	TEST	179	-2058	90	O51	3087	2064	151	O112	-3474	1625
30	INT	312	-2058	91	O52	2978	2064	152	O113	-3474	1516
31	LP	445	-2058	92	O53	2870	2064	153	O114	-3474	1408
32	V _{CC}	578	-2058	93	O54	2762	2064	154	O115	-3474	1300
33	FR	711	-2058	94	O55	2653	2064	155	O116	-3474	1191
34	V5	872	-2026	95	O56	2545	2064	156	O117	-3474	1083
35	V3	1034	-2026	96	O57	2437	2064	157	O118	-3474	975
36	V2	1195	-2026	97	O58	2328	2064	158	O119	-3474	866
37	V0	1357	-2026	98	O59	2220	2064	159	O120	-3474	758
38	V _{DDH}	1550	-2058	99	O60	2112	2064	160	O121	-3474	650
39	O0	1712	-2064	100	O61	2004	2064	161	O122	-3474	542
40	O1	1820	-2064	101	O62	1895	2064	162	O123	-3474	433
41	O2	1929	-2064	102	O63	1787	2064	163	O124	-3474	325
42	O3	2037	-2064	103	O64	1679	2064	164	O125	-3474	217
43	O4	2145	-2064	104	O65	1570	2064	165	O126	-3474	108
44	O5	2253	-2064	105	O66	1462	2064	166	O127	-3474	0
45	O6	2362	-2064	106	O67	1354	2064	167	O128	-3474	-108
46	O7	2470	-2064	107	O68	1245	2064	168	O129	-3474	-217
47	O8	2578	-2064	108	O69	1137	2064	169	O130	-3474	-325
48	O9	2687	-2064	109	O70	1029	2064	170	O131	-3474	-433
49	O10	2795	-2064	110	O71	921	2064	171	O132	-3474	-541
50	O11	2903	-2064	111	O72	812	2064	172	O133	-3474	-650
51	O12	3012	-2064	112	O73	704	2064	173	O134	-3474	-758




Pad N°	Pad name	X	Y	Pad N°	Pad name	X	Y	Pad N°	Pad name	X	Y
52	O13	3120	-2064	113	O74	596	2064	174	O135	-3474	-866
53	O14	3228	-2064	114	O75	487	2064	175	O136	-3474	-975
54	O15	3474	-1841	115	O76	379	2064	176	O137	-3474	-1083
55	O16	3474	-1733	116	O77	271	2064	177	O138	-3474	-1191
56	O17	3474	-1625	117	O78	162	2064	178	O139	-3474	-1300
57	O18	3474	-1516	118	O79	54	2064	179	O140	-3474	-1408
58	O19	3474	-1408	119	O80	-54	2064	180	O141	-3474	-1516
59	O20	3474	-1300	120	O81	-162	2064	181	O142	-3474	-1625
60	O21	3474	-1191	121	O82	-271	2064	182	O143	-3474	-1733
61	O22	3474	-1083	122	O83	-379	2064	183	O144	-3474	-1841

Note : (0,0) is centre in the chip

BLOCK DIAGRAM

An7742






PIN DESCRIPTION

Code	I/O	Function																																																
O 0 to 159	I	Liquid crystal segment (column) output The au varies at the LP trailing edge	160																																															
DOsD3 An7742	I	Display data input	4																																															
DO ~ 07	I	Display data input	8																																															
XSCL	I	Display data shift dock input (triggered at the trailing edge)	1																																															
LP	I	Display data shift dock input (triggered at the trailing edge)	1																																															
EIO1 EIO2	I/O	Enable I/O Set to Input or Output according to the SHL input level. The output is reset at the LP input and set to “L” when a 160-bit data fetch is complete.	2																																															
SHL	I	Shift direction selection and EIO terminal I/O control input (SED1744). When the data (a, b, ... g, h) (i, ... o, p) ... (s, t,... y, z) are input in this sequence to the terminals (D0, D1,... D7), the relation between the data and the segment Output is as shown in the table below. <table border="1"><tr><th rowspan="3">SHL</th><th colspan="9">0 (SEQ Output)</th><th colspan="2">EIO</th></tr><tr><th>159</th><th>158</th><th>157</th><th>156</th><th>155</th><th>.....</th><th>2</th><th>1</th><th>0</th><th>1</th><th>2</th></tr><tr><td>L</td><td>A</td><td>b</td><td>c</td><td>d</td><td>e</td><td>....</td><td>x</td><td>y</td><td>z</td><td>Output</td><td>Input</td></tr><tr><td>H</td><td>z</td><td>y</td><td>x</td><td>w</td><td>v</td><td>....</td><td>c</td><td>b</td><td>a</td><td>Input</td><td>Output</td></tr></table> Note. The relation between the data and the segment output is determined independently of the number of shift locks.	SHL	0 (SEQ Output)									EIO		159	158	157	156	155		2	1	0	1	2	L	A	b	c	d	e		x	y	z	Output	Input	H	z	y	x	w	v		c	b	a	Input	Output	1
SHL	0 (SEQ Output)									EIO																																								
	159	158		157	156	155		2	1	0	1	2																																						
	L	A	b	c	d	e		x	y	z	Output	Input																																						
H	z	y	x	w	v		c	b	a	Input	Output																																							
FR	I	Input of signal to AC electrify the liquid crystal drive output	1																																															
V _{CC} , GND	Power source	Logic power source GND V _{CC} +3V, +5V	2																																															
V0, V2 V3, V5. V _{DDH}	Power source	Liquid Crystal drive power source V _{DDH} : +14V to 40V GND: 0V V _{DDH} ≥ V0 > V2 ≥ 7/9 V _{DDH} 2/9V _{DDH} ≥ V3 > V5 ≥ GND	5																																															
—— INH	I	Forced blank input The signal forces the output to be set to V5 level at the “L” level.	1																																															
TEST	I	Test input normally fixed at “L” level.	1																																															

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power source voltage (1)	V_{CC}	-0.3 to +7.0	V
Power source voltage (2)	V_{DDH}	-0.3 to +45.0	V
Power source voltage (3)	V_D, V_2, V_3, V_5	GND -0.3 to $V_{DDH} + 0.3$	V
Input voltage	V_I	GND -0.3 to $V_{CC} + 0.3$	V
Output voltage	V_O	GND -0.3 to $V_{CC} + 0.3$	V
EIO output current	I_{O1}	20	mA
Operation temperature	T_{opr}	-20 to +75	°C
Temperature When stored 1	T_{stg1}	-65 to +150	°C
Temperature When stored 2	T_{stg2}	-55 to +150	°C



Notes:

1. The voltage is based at GND = 0V.
2. The storage temperature 1 is specified for a single chip and the temperature 2 is for 1CP mounting.
3. Voltage V_0 , V_2 and V_3 should be kept to satisfy the condition $V_{DDH} > V_0 > V_2 > V_3 > V_5 > \text{GND}$.
4. The LSI may be eternally broken if the logic system power source floats or decreases below $V_{CC} = 2.9V$ while voltage is applied to the liquid crystal drive system power source.
Special care should be taken for the power source sequence when turning on and off the system power.



ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics

(Unless otherwise specified, GND=V5=0V, Vcc=+5.0V±10%, Ta=-20 to 75°C)

Characteristic	Symbol	Condition		Pin	Min	Typ	Max	Unit
Power source voltage (1)	V _{CC}			V _{CC}	2.7	5.0	5.5	V
Operation voltage recommended	V _{DDH}			V _{DDH}	14.0		40.0	V
Operation available voltage	V _{DDH}	Function		V _{DDH}	8.0			V
Power source voltage (2)	V ₀	Value recommended		V ₀	V _{DDH} −2.5		V _{DDH}	V
Power source voltage (2)	V ₂	Value recommended		V ₂	7/9V _{DDH}			V
Power source voltage (2)	V ₃ , V ₅	Value recommended		V ₃ , V ₅	GND		2/9V _{DDH}	V
High level input voltage	V _{IH}	V _{CC} =3.0 to 5.5V		D ₀ to D3: SED1712 D ₀ to D7: SED1744 LP, FR, XSCL,SHL, INH	0.8V _{CC}			V
Low level input voltage	V _{IL}						0.2V _{CC}	V
High level input voyage	V _{OH}	V _{CC} =3.0 to 5.5V	I _{OH} =0.6mA	EIO1,EIO2	V _{CC} −0.4			V
Low level input voyage	V _{OL}		I _{OL} =0.6mA				0.4	V
Input leak current	I _{LI}	GND V _{IN} V _{CC}		D ₀ to D3: SED1712 D ₀ to D7: SED1744 LP, FR, XSCL,SHL, INH			2.0	μA
I/O leak current	I _{LI/O}	GND V _{IN} V _{CC}		EIO1,EIO2			5.0	μA
Static current	I _{GND}	V _{DDH} =14.0 to 40.0V V _{IH} =V _{CC} , V _{IL} =GND		GND			25	μA
Output resistance	R _{SEG}	ΔV _{ON} =0.5V Condition recommended	V _{DDH} =+30.0V	O0 to O159		0.9	2.5	KΩ
			V _{DDH} =+20.0V			1.0	3.0	
Average operation current consumed (1)	I _{CC}	V _{CC} =+5.0, V _{IN} =V _{CC} , V _{IL} =GND f _{XSCL} =5.38MHz, f _{LP} =33.6KHz, f _{VS} =70Hz Input data: Display checkered, No load		V _{CC}		0.4	1.2	mA
		V _{CC} =+3.0V Other condition: Same as V _{CC} =5V				0.2	0.6	
Average operation current consumed (2)	I _{DDH}	V _{DDH} =V ₀ =+30.0V, V _{CC} =+5.0V, V ₃ =+4.0V, V ₂ =+26.0V, V ₅ =0.0V Other condition: Same as V _{CC} =5V		V _{DD}		0.5	1.5	mA
Input terminal capacity	C _I	Freq.=1MHz Ta =25°C Single chip		D ₀ to D3: SED1712 D ₀ to D7: SED1744 LP, FR, XSCL,SHL, INH			8	pF
I/O terminal capacity	C _{I/O}			EIO1,EIO2			15	pF



CIRCUIT DIAGRAM FOR REFERENCE

Combination of An7742 with An7743

